An effective datapath design methodology for high-frequency design


We present a flow for effective high performance datapath design, and describe the results of this flow on a high-performance PowerPCTM chip developed in the IBM/Motorola Somerset design center. This structured custom design flow combines custom logic design techniques with a timingdriven cell-based layout flow that is tuned specifically for datapath.


8 Figures and Tables

Download Full PDF Version (Non-Commercial Use)